

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/801,614	03/16/2004	Deok-Hyung Lee	5649-1272	2903
7	590 11/03/2005		EXAMINER	
Mitchell S. Bigel			DICKEY, THOMAS L	
Myers Bigel Si P.O. Box 3742	bley & Sajovec, P.A.		ART UNIT	PAPER NUMBER
Raleigh, NC	=		2826	
			DATE MAIL ED. 11/02/2004	-

Please find below and/or attached an Office communication concerning this application or proceeding.

			AK
,	Application No.	Applicant(s)	
	10/801,614	LEE ET AL.	
Office Action Summary	Examiner	Art Unit	
	Thomas L. Dickey	2826	
The MAILING DATE of this communication Period for Reply	n appears on the cover sheet w	ith the correspondence address	
A SHORTENED STATUTORY PERIOD FOR R THE MAILING DATE OF THIS COMMUNICAT! - Extensions of time may be available under the provisions of 37 Cl after SIX (6) MONTHS from the mailing date of this communication - If the period for reply specified above is less than thirty (30) days, - If NO period for reply is specified above, the maximum statutory properties - Failure to reply within the set or extended period for reply will, by - Any reply received by the Office later than three months after the earned patent term adjustment. See 37 CFR 1.704(b).	ON. FR 1.136(a). In no event, however, may a con. a reply within the statutory minimum of thi ceriod will apply and will expire SIX (6) MOI statute, cause the application to become A	reply be timely filed ty (30) days will be considered timely. NTHS from the mailing date of this communication. BANDONED (35 U.S.C. § 133).	·
Status			
1)⊠ Responsive to communication(s) filed on 2a)⊠ This action is FINAL. 2b)□ 3)□ Since this application is in condition for all closed in accordance with the practice unit	This action is non-final.	• •	
Disposition of Claims			
4) Claim(s) 1-7 and 13-20 is/are pending in t 4a) Of the above claim(s) is/are with 5) Claim(s) is/are allowed. 6) Claim(s) 1-7 and 13-20 is/are rejected. 7) Claim(s) is/are objected to. 8) Claim(s) are subject to restriction a	hdrawn from consideration.	Minhloan Tran Primary Examiner Art Unit 2826	Tm
Application Papers			
9)☐ The specification is objected to by the Exa 10)☑ The drawing(s) filed on 16 March 2004 is/a Applicant may not request that any objection to Replacement drawing sheet(s) including the co 11)☐ The oath or declaration is objected to by the	are: a)⊠ accepted or b)□ ob o the drawing(s) be held in abeya orrection is required if the drawing	nce. See 37 CFR 1.85(a). (s) is objected to. See 37 CFR 1.121(d).	
Priority under 35 U.S.C. § 119			
12) Acknowledgment is made of a claim for for a) All b) Some * c) None of: 1. Certified copies of the priority docur 2. Certified copies of the priority docur 3. Copies of the certified copies of the application from the International But * See the attached detailed Office action for a	ments have been received. ments have been received in A priority documents have beer ureau (PCT Rule 17.2(a)).	application No received in this National Stage	
Attachment(s)			
······································			

U.S. Patent and Trademark Office PTOL-326 (Rev. 1-04)

1) Notice of References Cited (PTO-892)

Paper No(s)/Mail Date _

2) Notice of Draftsperson's Patent Drawing Review (PTO-948)

3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)

4) Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____.

6) Other: _____.

5) Notice of Informal Patent Application (PTO-152)

Application/Control Number: 10/801,614 Page 2

Art Unit: 2826

DETAILED ACTION

1. The amendment filed on 09/07/05 has been entered.

Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless --

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- A. Claims 3 and 18 are rejected under 35 U.S.C. 102(e) as being anticipated by YEO ET AL. (2004/0217433).

With regard to claim 3 Yeo et al. discloses a field effect transistor comprising a fin 112 extending from a substrate 116-118, the fin 112 including an upper portion 132 remote from the substrate 116-118 and sidewalls 134 that extend between the upper portion 132 and the substrate 116-118; a channel region 114 in the fin 112; a gate electrode 110 adjacent the channel region 114-and crossing over the fin 112; a gate insulation layer 116 120 interposed between the gate electrode 110 and the fin 112; and source/drain region 128s formed at both sides of the gate electrode 110, wherein the

Art Unit: 2826

channel region 114 at the upper portion 132 of the fin 112 is doped higher than sidewalls 134 of the fin 112, wherein the substrate 116-118 includes a semiconductor layer 118 and an insulation layer 116 on the semiconductor layer 118; and wherein the fin 112 is on the insulation layer 116 opposite the semiconductor layer 118. Note figures 2, 3A-B, 4A, and paragraphs 0033-0034 of Yeo et al.

With regard to claim 18 Yeo et al. discloses an integrated circuit field effect transistor comprising an integrated circuit substrate 116-118; a fin 112 that projects away from the integrated circuit substrate 116-118, extends along the integrated circuit substrate 116-118 and includes a top 124 that is remote from the integrated circuit substrate 116-118; a channel region 114 in the fin 112 that is doped a predetermined conductivity type and having a higher doping concentration (part 132) of the predetermined conductivity type adjacent the top 124 than remote from the top 124 (the concentration of predetermined dopant remote from the top is identified as part 134); a source region 126 and a drain region 128 in the fin 112 on respective opposite sides of the channel region 114; and an insulated gate electrode 110 that extends across the fin 112, adjacent the channel region 114, wherein the integrated circuit substrate 116-118 comprises an insulating layer 116 on a substrate 118 and wherein the fin 112 is on the insulating layer 116, opposite the substrate 118. Note figures 2, 3A-B, 4A, and paragraphs 0033-0034 of Yeo et al.

Art Unit: 2826

B. Claims 1,2,5,6,7, and 13-17 are rejected under 35 U.S.C. 102(b) as being anticipated by INABA ET AL. (6,525,403).

With regard to claims 1,2,5,6, and 7, Inaba et al. discloses a field effect transistor with a substrate 11-12 including a semiconductor layer 11; a fin 11A-15-16-21 extending from the substrate 11-12, the fin 11A-15-16-21 including a first layer 21 in an upper portion remote from the substrate 11-12 and sidewalls that extend between the upper portion and the substrate 11-12; a second layer 11A beneath the first layer 21; a channel region in the fin 11A-15-16-21; a gate electrode 14 adjacent the channel region-and crossing over the fin 11A-15-16-21; a gate insulation layer 13 interposed between the gate electrode 14 and the fin 11A-15-16-21; and source/drain regions formed at both sides of the gate electrode 14, wherein the second layer 11A is lightly doped relative to the first layer 21, so that the channel region at the upper portion of the fin 11A-15-16-21 is doped higher than sidewalls of the fin 11A-15-16-21, wherein the substrate 11-12 is a bulk semiconductor layer 11; and wherein the semiconductor layer 11 extends vertically to form the fin 11A-15-16-21; wherein an insulation layer 12 is disposed between the gate electrode 14 and the semiconductor layer 11 at a periphery of the fin 11A-15-16-21 and the second layer 11A has uniform concentration in the channel region; and further comprising a punch-through stop layer 17 that is confined to beneath the channel region (note that the channel region is confined to

Art Unit: 2826

the fin 11A-15-16-21. No part of the punch-through stop layer 17 is formed above the fin) and has a higher doping concentration than the sidewalls (the sidewalls being formed in p region 11A. Stop layer 17 is p+) of the fin in the channel region, and wherein the punch-through stop layer 17 has a higher doping concentration (p+) than the second layer 11A (p). Note figure 7 and column 7 lines 1-30 of lnaba et al.

With regard to claims 13-17, Inaba et al. discloses a field effect transistor with an integrated circuit substrate 11-12; a fin 11A-15-16-21 that projects away from the integrated circuit substrate 11-12, extends along the integrated circuit substrate 11-12 and includes a top that is remote from the integrated circuit substrate 11-12; a channel region 11A-21 in the fin 11A-15-16-21 comprising a first region 21 of the predetermined conductivity type adjacent the top, and a second region 11A of the predetermined conductivity type remote from the top, wherein the first region 21 is more heavily doped than the second region 11A, so that the channel region 11A-21 is doped a predetermined conductivity type and has a higher doping concentration of the predetermined conductivity type adjacent the top than remote from the top, and thus is uniformly doped the predetermined conductivity type at a first doping concentration except for being doped the predetermined conductivity type at a second doping concentration that is higher than the first doping concentration adjacent the top wherein the fin 11A-15-16-21 includes first and second sidewalls that extend between

Page 6

Art Unit: 2826

the top and the substrate 11 and wherein the channel region 11A-21 has the higher doping concentration of the predetermined conductivity type directly beneath the top, from the first sidewall to the second sidewall; a source region 15 and a drain region 16 in the fin 11A-15-16-21 on respective opposite sides of the channel region 11A-21; and an insulated gate electrode 14 that extends across the fin 11A-15-16-21, adjacent the channel region 11A-21, wherein the integrated circuit substrate 11-12 is a bulk semiconductor substrate 11 such that the bulk semiconductor substrate 11 includes a projection that defines the fin 11A-15-16-21; the integrated circuit field effect transistor further comprising a region 17 of the predetermined conductivity type in the bulk semiconductor substrate 11 beneath the fin 11A-15-16-21. Note figure 7 and column 7 lines 1-30 of Inaba et al.

Claim Rejections - 35 USC § 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- A. Claims 13,19, and 20 are rejected under 35 U.S.C. 103(a) as being unpatentable over BROWN ET AL. (2004/0126969) in view of INABA ET AL. (6,525,403).

Art Unit: 2826

Brown et al. discloses an integrated circuit field effect transistor with an integrated circuit substrate 10'; a fin 12A that projects away from the integrated circuit substrate 10', extends along the integrated circuit substrate 10' and includes a top that is remote from the integrated circuit substrate 10'; a channel region in the fin 12A that is doped (note paragraph 31) a predetermined conductivity type; a source region and a capacitor connected to the source region (source and capacitors being described in paragraph 26); a drain region connected to a bit line (drain and bit lines being described in paragraph 25) in the fin 12A on respective opposite sides of the channel region; and an insulated gate electrode (note paragraphs 32-33) that extends across the fin 12A, adjacent the channel region. Note figures 2-7 and paragraphs 25-33 of Brown et al. Brown et al. does not disclose that the channel region has a higher doping concentration of the predetermined conductivity type adjacent the top than remote from the top, or that a punch-through stoplayer is confined to beneath the channel region and has a higher doping concentration than the sidewalls of the fin in the channel region.

However, Inaba et al. discloses an integrated circuit field effect transistor comprising a channel region having a higher doping concentration (the P+ region identified as part 21) of the predetermined conductivity type adjacent the top than remote (the remote part of the channel has part #11a) from the top, and a punch-through stop-layer 17 confined to beneath

Art Unit: 2826

the channel region and having a higher doping concentration than the sidewalls (sidewalls formed in channel region 11A) of the fin in the channel region. Note figure 7 and column 7 lines 1-30 of Inaba et al. Inaba et al. explain that P+ region 21 and punch-through stop region 17 prevent the channel from being formed in the top surface of the substrate projection, i.e., requires only the side surfaces of the fin to be used as the channel, and prevent the occurrence of punch-through between source and drain even with a very fine (i.e., short channel) gate electrode. Unlike the prior art (Inaba et al. agree with Applicants that Mizuno et al. 5,844,278 is characteristic of the prior art, compare page 2 lines 1-12 of the instant application to figures 4 and 5 and paragraph 17 of Inaba et al.), the semiconductor device according to the figure 7 embodiment of the Inaba et al.'s invention is basically characterized in that the top portion of the substrate projection is not used as the channel, and a punch-through region replaces the SOI substrate of Mizuno et al. Therefore, it would have been obvious to a person having skill in the art to augment Brown et al.'s a integrated circuit field effect transistor with the channel region having a higher doping concentration of the predetermined conductivity type adjacent the top than remote from the top and punch-through stop-layer confined to beneath the channel region and having a higher doping concentration than the sidewalls of the fin in the channel region, such as taught by Inaba et al. in order to require only the side surfaces of the fin to be used as the

Art Unit: 2826

channel to thus prevent the occurrence of punch-through between source and drain even with a short channel gate electrode.

Response to Arguments

4. Applicant's arguments with respect to claims 3 and 18 have been considered but are most in view of the new ground(s) of rejection.

It is argued, at page 7 of the remarks, that "Specifically, these p+ layers [17] extend well beyond the opposing sidewalls of the fin and also extend well beyond the channel region to beneath the source and drain regions 15 and 16. Accordingly. Inaba et a1. teaches away from [a punch-through stop-layer that is confined to beneath the channel region and has a higher doping concentration than the sidewalls of the fin in the channel region]." However, the lateral extent of region 17 has nothing to whether region 17 is beneath or above – or even whether each part of region 17 is beneath (so as to meet the "completely beneath" limitation) – the channel.

It is argued, at page 8 of the remarks, that "Brown et al. does not appear to describe or suggest any punch-through stop layer that is confined to beneath the channel region. Accordingly. Claim 13 is unobvious over Inaba et al. in view of Brown et al." However, it has never been suggested that claim 13 is obvious over Inaba et al. in view of Brown et al. Rather, in the last action and again in this one the examiner has found that it would

Application/Control Number: 10/801,614 Page 10

Art Unit: 2826

be obvious to modify the device of Brown et al. by adding features, including a punchthrough stop layer confined beneath a channel region, suggested by Inaba et al.

It is further argued, at page 8 of the remarks, that claims 3 and 18 have been amended to distinguish from Inaba. The examiner finds that the amended versions of claims 3 and 18 do so distinguish from Inaba et al. A new ground of rejected has been found.

Conclusion

5. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, THIS ACTION IS MADE FINAL. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Application/Control Number: 10/801,614 Page 11

Art Unit: 2826

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Thomas L Dickey whose telephone number is 571-272-1913. The examiner can normally be reached on Monday-Thursday 8-6.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Nathan J Flynn can be reached on 571-272-1915. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

TLD 10/05